Disclosure: when you buy through links on our site, we may earn an affiliate commission.

VSD Intern – DAC IP design using Sky130 PDKs – Part 3

10-bit DAC full layout design using Magic and Sky130 PDKs
5.0
5.0/5
(1 reviews)
53 students
Created by

9.0

CourseMarks Score®

9.3

Freshness

9.1

Feedback

7.4

Content

Platform: Udemy
Video: 2h 31m
Language: English
Next start: On Demand

Top VLSI courses:

Detailed Analysis

CourseMarks Score®

9.0 / 10

CourseMarks Score® helps students to find the best classes. We aggregate 18 factors, including freshness, student feedback and content diversity.

Freshness Score

9.3 / 10
This course was last updated on 5/2021.

Course content can become outdated quite quickly. After analysing 71,530 courses, we found that the highest rated courses are updated every year. If a course has not been updated for more than 2 years, you should carefully evaluate the course before enrolling.

Student Feedback

9.1 / 10
We analyzed factors such as the rating (5.0/5) and the ratio between the number of reviews and the number of students, which is a great signal of student commitment.

New courses are hard to evaluate because there are no or just a few student ratings, but Student Feedback Score helps you find great courses even with fewer reviews.

Content Score

7.4 / 10
Video Score: 7.9 / 10
The course includes 2h 31m video content. Courses with more videos usually have a higher average rating. We have found that the sweet spot is 16 hours of video, which is long enough to teach a topic comprehensively, but not overwhelming. Courses over 16 hours of video gets the maximum score.
The average video length is 3 hours 21 minutes of 22 VLSI courses on Udemy.
Detail Score: 8.8 / 10

The top online course contains a detailed description of the course, what you will learn and also a detailed description about the instructor.

Extra Content Score: 5.5 / 10

Tests, exercises, articles and other resources help students to better understand and deepen their understanding of the topic.

This course contains:

0 article.
0 resource.
0 exercise.
0 test.

Table of contents

Description

The webinar aims to do analog layout design of a 10-bit potentiometric Digital to Analog Converter, from scratch, using Magic and Sky130 PDKs. The target is to layout and generate GDS for 10-bit potentiometric DAC with 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference. This is a follow-up webinar of “VSD Intern – DAC IP design using Sky130 PDKs – Part 2” conducted by Harshitha Basavaraju
In real world, most of the data available is in the form of analog in nature. We have two types of converters analog to digital converter and digital to analog converter. These two converting interfaces are essential to obtain the required operations of a processor to manipulate the data of digital electronic equipment and an analog electric equipment. Digital to Analog Converter (DAC) is a device that transforms digital data into an analog signal in order to interact with the real world. The digital signal is represented with a binary code, which is a combination of bits 0’s and 1’s. The digital data can be produced from a microprocessor, Field Programmable Gate Array (FPGA), or Application Specified Integrated Circuit (ASIC). There are two commonly used DAC conversions – Weighed resistors method and R-2R ladder network method. Applications of a DAC: audio amplifier, video encoder, display electronics, data acquisition systems, calibration, Digital potentiometer.
This webinar will cover:
Introduction
•Introduction to DAC fundamentals
•Introduction to DAC IP Specifications
DAC IP design basics and tool installation
•Tool Installations
•DAC Circuit Topology
Basics of DAC IP Layout
•CMOS Cross Sectional View
•Metal Layers
•Resistor and Capacitor Layout Theory
•Magic tool Basics
•Resistor Layout demo
•Capacitor Layout
Inverter and switch layout LIVE Labs
•Inverter layout starting
•Inverter Layout Continued
•Inverter Layout Complete
•Switch Layout starting
•Switch Layout Complete
10-bit DAC layout design and post-layout analysis
•2Bit DAC to 10Bit DAC starting
•2Bit DAC to 10Bit DAC Complete
•Output Response Evaluation
•DNL and INL theory
•DNL and INL Calculations

You will learn

✓ Analog VLSI Layout using MAGIC and Sky130 PDKs
✓ DAC IP layout design fundamentals

Requirements

• VSD – DAC IP design using Sky130 PDKs – Part 1 & 2
• VSD – Custom Layout
• VSD – Circuit Design and SPICE simulations

This course is for

• Beginner or fresher looking to start career in analog VLSI design
• Professional Physical Design engineers looking to know more about IP design or IP blocks which they use as black box

How much does the VSD Intern - DAC IP design using Sky130 PDKs - Part 3 course cost? Is it worth it?

The course costs $14.99. And currently there is a 82% discount on the original price of the course, which was $84.99. So you save $70 if you enroll the course now.
The average price is $12.9 of 22 VLSI courses on Udemy.

Does the VSD Intern - DAC IP design using Sky130 PDKs - Part 3 course have a money back guarantee or refund policy?

YES, VSD Intern – DAC IP design using Sky130 PDKs – Part 3 has a 30-day money back guarantee. The 30-day refund policy is designed to allow students to study without risk.

Are there any SCHOLARSHIPS for this course?

Currently we could not find a scholarship for the VSD Intern - DAC IP design using Sky130 PDKs - Part 3 course, but there is a $70 discount from the original price ($84.99). So the current price is just $14.99.

Who is the instructor? Is Kunal Ghosh a SCAM or a TRUSTED instructor?

Kunal Ghosh has created 41 courses that got 10,860 reviews which are generally positive. Kunal Ghosh has taught 38,537 students and received a 4.2 average review out of 10,860 reviews. Depending on the information available, Kunal Ghosh is a TRUSTED instructor.
Digital and Sign-off expert at VLSI System Design(VSD)
Kunal Ghosh is the Director and co-founder of VLSI System Design (VSD) Corp. Pvt. Ltd. Prior to launching VSD in 2017, Kunal held several technical leadership positions at Qualcomm’s Test-chip business unit. He joined Qualcomm in 2010. He led the Physical design and STA flow development of 28nm, 16nm test-chips. At 2013, he joined Cadence as Lead Sales Application engineer for Tempus STA tool. Kunal holds a Masters degree in Electrical Engineering from Indian Institute of Technology (IIT), Bombay, India and specialized in VLSI Design & Nanotechnology.

Hands on with Technology @    

1) MSM (mobile station mode chips) – MSM chips are used for CDMA modulation/demodulation. It consists of DSP’s and microprocessors for running applications such as web-browsing, video conferencing, multimedia services, etc.   

2) Memory test chips – Memory test chips are used to validate functionality of 28nm custom/compiler memory as well as characterize their timing, power and yield.   

3) DDR-PHY test chips – DDR-PHY test chips are basically tested for high speed data transfer   

4) Timing and physical design Flow development for 130nm MOSFET technology node till 16nm FinFET technology node.   

5) “IR aware STA” and “Low power STA”   

6) Analyzed STA engine behavior for design size up to 850 million instance count   ACADEMIC    

1) Research Assistant to Prof. Richard Pinto and Prof. Anil Kottantharayil on “Sub-100nm optimization using Electron Beam Lithography”, which intended to optimize RAITH-150TWO Electron Beam Lithography tool and the process conditions to attain minimum resolution, use the mix-and-match capabilities of the tool for sub-100nm MOSFET fabrication and generate mask plates for feature sizes above 500nm.    

2) Research Assistant to with Prof. Madhav Desai, to characterize RTL, generated from C-to-RTL AHIR compiler, in terms of power, performance and area. This was done by passing RTL, generated from AHIR compiler, through standard ASIC tool chain like synthesis and place & route. The resulting netlist out of PNR was characterized using standard software  

PUBLICATION   

1) “A C-to-RTL Flow as an Energy Efficient Alternative to Embedded Processors in Digital Systems” submitted in the conference “13th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD 2010, 1-3 September 2010, Lille, France”  

2) Concurrent + Distributed MMMC STA for ‘N’ views  

3) Signoff Timing and Leakage Optimization On 18M Instance Count Design With 8000 Clocks and Replicated Modules Using Master Clone Methodology With EDI Cockpit  

4) Placement-aware ECO Methodology – No Slacking on Slack  




Tips on order in which you need to learn VLSI and become a CHAMPION:

If I would had been you, I would had started with Physical Design and Physical design webinar course where I understand the entire flow first, then would have moved to CTS-1 and CTS-2 to look into details of how the clock is been built.

Then, as you all know how crosstalk impacts functioning at lower nodes, I would gone for Signal Integrity course to understand impacts of scaling and fix them. Once I do that, I would want to know how to analyze performance of my design and I would have gone for STA-1, STA-2  and Timing ECO webinar courses, respectively

Once you STA, there’s an internal curiosity which rises, and wants us to understand, what goes inside timing analysis at transistor level. To full-fill that, I would had taken Circuit design and SPICE simulations Part 1 and Part 2 courses.

And finally, to understand pre-placed cells, IP’s and STA in even more detail, I would have taken custom layout course and Library Characterization course

All of above needs to be implemented using a CAD tool and needs to be done faster, for which I would have written TCL or perl scripts. So for that, I would start to learn TCL-Part1 and TCL-Part2 courses, at very beginning or in middle

Finally, if I want to learn RTL and synthesis, from specifications to layout, RISC-V ISA course will teach the best way to define specs for a complex system like microprocessor 

Connect with me for more guidance !!   

Hope you enjoy the session best of luck for future

Show more

9.0

CourseMarks Score®

9.3

Freshness

9.1

Feedback

7.4

Content

Platform: Udemy
Video: 2h 31m
Language: English
Next start: On Demand

Students are also interested in

Review widget (for course creators):


VSD Intern - DAC IP design using Sky130 PDKs - Part 3
 rating
Code for the widget (just copy and paste it to your site):
<a href="https://coursemarks.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/" target="_blank" title=" VSD Intern – DAC IP design using Sky130 PDKs – Part 3 on Coursemarks.com"><img border="0" src="https://coursemarks.com/widget/90.svg" width="200px" alt=" VSD Intern – DAC IP design using Sky130 PDKs – Part 3 rating"/></a>